檢視低电平的原始碼

'''应用于工程技术领域的概念'''

'''低电平'''（Vil）指的是保证[[逻辑门]]的输入为低电平时所允许的最大输入低电平，当[[输入电平]]低于Vil时，则认为输入电平为低电平。是与高电平相对的低电压，是电子工程上的一种说法。<ref>[[崔金辉, 杨莘元. 幅相误差引起超低旁瓣阵列天线旁瓣最高电平分布的研究(J). 宇航学报, 2004, 25(1):109-113.]]</ref> 

*中文名:[[低电平]]
{| class="https://image.baidu.com/search/detail?ct=503316480&z=0&ipn=d&word=%E4%BD%8E%E7%94%B5%E5%B9%B3&step_word=&hs=0&pn=1&spn=0&di=7146857200093233153&pi=0&rn=1&tn=baiduimagedetail&is=0%2C0&istype=0&ie=utf-8&oe=utf-8&in=&cl=2&lm=-1&st=undefined&cs=224369110%2C3843005032&os=3099056699%2C434976155&simid=3452801645%2C414004285&adpicid=0&lpn=0&ln=1205&fr=&fmq=1668324342105_R&fm=&ic=undefined&s=undefined&hd=undefined&latest=undefined&copyright=undefined&se=&sme=&tab=0&width=undefined&height=undefined&face=undefined&ist=&jit=&cg=&bdtype=0&oriquery=&objurl=https%3A%2F%2Fgimg2.baidu.com%2Fimage_search%2Fsrc%3Dhttp%3A%2F%2Fbkimg.cdn.bcebos.com%2Fpic%2F8b82b9014a90f603946ebda63312b31bb151ed71%26refer%3Dhttp%3A%2F%2Fbkimg.cdn.bcebos.com%26app%3D2002%26size%3Df9999%2C10000%26q%3Da80%26n%3D0%26g%3D0n%26fmt%3Dauto%3Fsec%3D1670916515%26t%3Dbc773d03a2f422da63dc844fa36d69b4&fromurl=ippr_z2C%24qAzdH3FAzdH3Fkwthj_z%26e3Bkwt17_z%26e3Bv54AzdH3Ftpj4AzdH3F%25E9%25BD%25bE%25E0%25l9%25Bc%25Ec%25Bl%25BnAzdH3Fml9mn89&gsm=1e&rpstart=0&rpnum=0&islist=&querylist=&nojc=undefined"
|<center>'''低电平'''<br><img
src="https://gimg2.baidu.com/image_search/src=http%3A%2F%2Fbkimg.cdn.bcebos.com%2Fpic%2F8b82b9014a90f603946ebda63312b31bb151ed71&refer=http%3A%2F%2Fbkimg.cdn.bcebos.com&app=2002&size=f9999,10000&q=a80&n=0&g=0n&fmt=auto?sec=1670916515&t=bc773d03a2f422da63dc844fa36d69b4 "></center><small>  圖片來自百度</small> 
|}
*外文名:Vil

*主要应用:测量电缆和保护连接

*定    义:与高电平相对的低电压

*领    域:工程技术